Synthesis and optimisation of complex logic circuits
 

  • Dates:

    2003 to 2008

  • Qualification:

    Master's Degree (MPhil)

Project Team